Fix several bus when there is no design

This commit is contained in:
Christophe Vilayphiou committed 2012-04-02 02:41:42 +08:00
1 parent 32b7d95669
commit 32519f308f
3 files changed
+5 -5

No files matched your search

+1 -1
View File
@@ -34,7 +34,7 @@ class Page < Item
end
def set_key
if title.new_record?
if title && title.new_record?
title.key = 'title'
end
end